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ievel signals. But, their particular characteristic of being 
4,491,282 
BI-POLAR AND free from noise interference at  very low signal levels 
FOR SPLIT PHASE BCM DATA SIGNAW makes them readily adaptable to low power transmission 
James W. Bailey, 6909 180th Ave., Seabrook, Md. systems. 
20801; Louis A. Kosehmeder, 8121 Gavin St., 5 While PCM systems have certain advantages they also 
Hyattsville, Md. 20784; and Donald P. McAIee, pose some problems. For the "1's" and the "0's" or bits 
Rte. 1, Box 95D, Annapolis, Md. 21401 (as they are more commonly known) to have meaning 
Filed Sept. 30, 1966, Ser. No. 984,067 there must be synchronization between the incoming sig- 
Imt. C1. H04115/24,17/16,15/00 nal and the decoder. Specifically, a defined group of bits 
U.S. CI. 178-88 
, is called a word and each word ~ossesses a certain amount 1u 
of data. However, for words t o  have their proper mean- 
ABSTRACT O F  THE DISCLOSURE ing their starting and stopping points must be known. TO urovide this svnchronization a PCM message contains 
A regenerator for providing an established phase to a ieriodic synch;onization signals, or words, in a particular 
received split phase PCM data train. The data train is l5 code. This code is used to synchronize the decoder with 
sent through a shift register having the same number of the incoming signal. The synchronizing code usually con- 
registers as bits in the sync word of the data. The shift sists of a preselected pseudo random pattern of ones and 
register is continuously interrogated in parallel to provide zeros. To  accomplish synchronization generally requires 
pulse output whenever the complement of the desired a solution to the problem of phasing the input signal with 
phase of the sync word is detected. Receipt of the sync 20 the decoder. That is, particularly with respect to split 
word in complemented format is indicative of a 180 phase PCM data, if the incoming signal is shifted from 
degree phase shift. Accordingly, this pulse output is its desired position by 180" the detected information 
caused to switch a gate which ultimately provides for a would be an error. For example, if a word of the input 
180 degree phase shift in the received data. data reads 111001001 and the word is shifted 180°, with 
25 respect to the fundamental reference phase of the data 
train. the incoming word would appear to read 
The invention desciibed herein was made by employees 
of the United States Government and may be manu- 
factured and used by or for the government for govern- 
mental purposes without the payment of any royalties 30 
thereon or therefor. 
The invention relates to pulse code modulation (PCM) 
and more particularly to the phasing of a PCIvI decoder 
with an incoming PCM signal. PCM systems are widely 
used to communicate information over long ranges. In- 35 
formation or data, as it is more commonly known, is 
encoded at the transmitting point into a bilevel signal of 
a particular frequency (bit rate). This signal is trans- 
mitted over a transmission media to a receiver whose out- 
put is decoded to reproduce the original data. PCM sys- qo 
tems have the advantage of operation at a very low signal 
to noise level. Specificaly, the data contained in a PCM 
signal is determined by the general level of the signal and 
it is sampled at  the frequency of the signal; it does not de- 
pend on the specific height of the signal. Therefore, the 
addition of noise to the signal does not create errors as 45 
it would with other types of amplitude modulation sys- 
tems. This advantage allows a PCM system to operate 
at very low signal levels. The only restriction is that the 
signal level must be greater than the noise level. And, 
even this restriction has been somewhat reduced by recent- j0 
ly developed systems. These systems plovide a statistical 
approach to obtaining information from very low level 
PCM systems. 
The prior art has developed various types of PCM code 
formats. If a voltage of one level is detected one type of 
output occurs and if a voltage of another level is detected 
a second type of output occurs. That is, a "1" or a "0" 
is generated depending upon the level of the signal. Other 
formats depend upon thc rising or dropping of the voltage 
from one level to another during the sample period. This 
latter system is known as a split phase PCM forn?at. For 
example, if a voltage during the sample peiiod rises frorn 
a zero to a plus voltage condition a "I" inlay be repie- 
sented. Conversely, if the voltage drops flom a plus volt- 
age condition to zero a "0" may be ~epresented. 05 
Because of their ability to operate at low signal levels 
PCM systems have found wide use in communicating be- 
tween space vehicles and ealth based receiving stations. 
However, their use is not limited to transmitting flom 
space to earth. PCM systems are of more general applica- 
bility; they may be used with high level as well as low 
0001101 10. Hence, tgis 180' phase shift has  inverted the 
data and disguises its true meaning. It is this 180" phase 
shift with which the invention is particularly concerned. 
The prior art has attempted to solve the phasing prob- 
lem in two ways. The first way is to design a system for 
the particular PCM signal to be received. However, this 
type of device is limited to the particular system with 
which it is to be used. The second way has been to pro- 
vide an indication of when the incoming signal is out of 
phase with the receiver. An operator then flips a switch 
to invert the incoming signals so that it will be fed into 
the system's registers in the appropriate phase. This latter 
system is undersiiable because it either requires a con- 
tinuous monitoring of the incoming PCM signal or it 
allows for the possibility of large data losses when the 
inverted signal is received and not immediately inverted. 
Therefore, it is an object of this invention to provide 
an apparatus for automatically shifting the phase of an 
incoming PCM signal when it is out of phase with the 
PCM data decoder. 
It is a further object of this invention to provide an 
apparatus for detecting the phase of an incoming PCM 
signal and for shifting said incoming signal 180" when 
it is 180" out of phase with the receiver receiving said 
signal. 
In accordance with the principle of the invention, the 
incoming PCM data train is operated upon so that the 
synchronization code words in the incoming signal are 
identifiable, thereby enabling the receiver to  be synchro- 
nized thereto. A synchronization code word, or sync 
code, is generally a word which is repeated periodically 
and which has a characteristic which distinguishes it 
from all other words of a PGM data train, i.e., the syn- 
chronization code word may be an arbitrarily chosen 
wold having a larger nulnber of bits than other words 
and having some arbitrarily chosen sequence of bits. 
More specificaily, the incoming f"CM signal is applied lo 
a conditioning means. The conditioning means generates 
two unipolar output pulse chains. The pulses on one chain 
are timed with each rise of the input PCM signal; that is, 
each time the PCM signal rises from its lower level to its 
upper level a pulse occurs. The pulses on the other chain 
are timed with each fall of the input PCM signal; that is, 
each time the PCM signal falls from its upper level to its 
lower level a pulse occurs. Hence, the pulses on the out- 
puts occur at alternate times. 
The pair of pulse chains are applied to a gate means. pulse conditioner is also a series of negative pulses; these 
The gate means receives the pair of pulse chains and pro- pulses pass along a line 23.  Hence, the outputs on both 
vides a means for switching them between a pair of dual lines ale a series of amphfied negative pulses. These pulses 
u ~ ~ t p u t  lines. Specifically, the gate means will selectively are alternately timed. That is, a pulse may be on line 21 
apply one chain of conditioned pulses to one of its pair followed by a pulse on line 23. In time this pulse is f01- 
of dual output lines and the other chain of condition pulses lowed by a pulse on line 21. 
t o  the other of its pair of output lines. Which set of pulses The gate means of the invention comprises an AND/ 
is on each output line is dependent on the setting of the OR gate 25. The lines 21 and 23 from the positive and 
gate. negative pulse conditioners represent a first pair of inputs 
The gate is set by a control means. The control means 27 to the AND/OR gate 25. The AND/OR gate has a 
is connected to the dual outputs of the gate means and is pair of ot~tputs 29. The AND/OR gate is adapted to pass 
adapted to detect the complement of the sync code. This the signals at its first pair of inputs 27 to its outputs 29. 
complement occurs when the input signal is 180" out of However, which input signal is applied to which output 
phase with the decoder. When this condition is detected is determined by the setting of the gate. The gate is set 
the control means causes the gate means to switch its dual 15 in accordance with a pair of inputs from the control means 
output lines. That is, what was formerly on one output as hereinafter described. Those inputs are applied at a 
line is now on the other and vice versa. Since these dual second pair of input terminals 28. 
outputs contain the input data in pulse form, the switch- To  more fully understand the operation of the AND/ 
ing of these outputs shifts the data 180". Because the OR gate reference is now made to FIG. 2; FIG. 2 illus- 
data has been shifted 180" (if it was out of phase) the 20 trates a block diagram of a prefelred embodiment of an 
signal is now in phase with the decoder. However, if the AND/OR gate that operates in the desired manner. The 
input data had been in phase the complement of the sync AND/OR gate of FIG. 2 conlprises four AND gates 51, 
code would not have been detected and no phase shift 53,55 and 57 and two OR gates 59 and 61. The input from 
would have occurred. the negative pulse conditioner 13 on line 21 is supplied to 
I t  will be appreciated that the foregoing is a simple de- 26 the first and second AND gates 51 and 53; and the input 
vice for correcting the phase of an incoming PCM sig- from the positive pulse conditioner 15 on line 23 is ap- 
nal. Specifically, the incoming PCM synchronizing code plied to the second and third AND gates 95 and 57. A 
is detected for an out-of-phase condition. An out-of-phase first input from the control means is designated as a line 
condition causes a corrective action which, in effect, causes 34 and is applied to the second and third AND gates 51 
an inversion of the input data signals to bring them into 30 and 55; the second input from the control means is desig- 
phase with the decoder. nated as a line 36 and is applied to the second and fourth 
The foregoing objects and many of the attendant advan- AND gates 53 and 57. The output from the first AND 
tages of this invention will become more readily appre- gate 51 is on a line 38 and is applied to one input of the 
ciated as the same becomes better understood by refer- first OR gate 59. The output from the second AND gate 
ence to the following detailed description when taken in 35 is on a line 40 and applied to one input of the second OR 
conjunction with the accompanying drawings wherein: gate 61. The output from the third AND gate 55 is on a 
FIG. 1 is a block diagram of a preferred embodiment line 42 and is applied to the second OR gate 61. Finally, 
of the overall system of the invention; and the output from the fourth AND gate 57 is on a line 44 
FIG. 2 is a block diagram of the AND/OR gate ill~rs- and is applied to the first OR gate 59. The output from the 
trated in FIG. 1. 40 first OR gate is a line 31 and the output from the second 
The block diagram illustrated in FIG. 1 comprises a OR gate is a line 33. 
conditioning means, a gate means, and a control means. For descriptive purposes the AND and OR gates are 
The conditioning means comprises a differentiator 11, designated as negative AND and negative OR gates. That 
a negative pulse conditioner 13, and a positive pulse con- is, dual negative signals on the input to the AND gates 
ditioner 15. The incoming PCM data is received at an in- 43 creates a negative output signal. Similarly, a negative in- 
put terminal 17. This input terminal is connected by a line put singal to one of the OR gates creates a negative output 
19 to the input of the differentiator 11. The differentiator signal. Hence, when line 34 is negative and line 21 is 
differentiates the incoming bilevel signal and generates a negative, AND gate 51 generates a negative output which 
series of bi-polar pulses. That is, the output from the dif- passes through the first OR gate and creates a negative sig- 
ferentiator is a series of alternate positive and negative 50 nal on line 31. For ease of understanding the entire oper- 
pulses. These pulses are created whenever the incoming ation of the gates the following table is presented: 
signal rises or falls, i.e. changes from one bilevel state to 
the other bilevel state. For  example, consider the incom- 111put Lines And output Lines Or output Lines 
ing PCM signal as a split phase signal reading 10001; 23 21 34 36 38 40 42 44 31 33 
during the first period a pulse in one direction would oc- g j  0  -1 -1 0  -1 0  0  0  -1 o 
cur since there is a bilevel change. During the second pe- 0 - 1  0 - 1  0 - 1  0  o 0  - 1 
-1 0 - 1  0  0 0 - 1  0 0  -1 
riod a pulse in the opposite direction would occur since -1 o 0 - 1  o 0  0 - 1  -1 o 
there is a bilevel change in the opposite direction. During 
the next period there would be pulses in both directions. In the foregoing table the -1's represent negative sig- 
The same is true for the fourth period. However, during 60 nals and the O's represent zero inputs. Taking the initial 
the fifth period there would be a single level change which condition that a negative signal is on line 21, a negative 
would generate a pulse similar to that generated during signal is on line 34, and the remainder of the inputs are 
the first period. Hence, an alternate series of pulses viould zero; the first AND gate 5X generates a negative output 
have occurred. However, they are not in a particularly one line 38 which triggers the first OR gate 59 to provide 
sequential regulated order as they would be for a sym- 65 a negal~ve output on line 31. However. if line 36 has the 
rnetticd code of 101010. Normally data would not occur negative signal and lrne 34 does not, the second AND 
in this specific code and this is one reason why it may be gate 53 generates the negative output signal on line 40. 
used for synchronization purposes. This signal would trigger the second OR gate 61 to pro- 
The output from the differentiator is fed to the inputs vide a negative signal on line 33. Hence, in the case where 
of both the negative pulse conditioner X3 and the positive 70 a r~egative signal appenI5 on line 21 wliether it  reappear$ 
pulse conditioner 15. The negative pulse conditionel am- on line 31 01 33 d e p e n c k  L ~ ~ O I I  which of ti16 1i11es 44 or 
plifies the negative pulses; the positive pulse conditioner 36 I\ i~ey~~lively nergized. 
15 amplifies an inverts the positive pulses. The output Erotrr In ;i h i m i l a r  manner, if a ncq:itive 9ign~tl is on line 23 
the negative pulse conditioner is a series of negative pulses a~tcl line 44 i\ ncgativeiy energized the t h i ~ d  AND gate 
that pass along a line 21. The output from the positive 75 generiltes an output. This output triggels the second 013 
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gate 61 to provide a negative signal on line 33. Moxlever If the shift register 37 is, for example, a series of bi- 
if line 36 and line 23 are neg,itivelp energized the fourth stable nlultivibrators erch mriltivibrator will have a set 
AND gate is tliggeted whlcli in turn triggers the first OR and a reset side. The set side will be connected from 
gate. The first OR gate then generates a negative signal each stage to the next stage so that the data can be se- 
on line 31. rially shifted through the register. This set connection 
From the foregoing it will be appreciated that the would be the in phase connection. However, each stage 
AND/OR gate illustlated in FIG. 2 is a switching circuit Of the register also has a reset side. This reset side repre- 
which switches the inputs on lines 21 and 23 to  lines 31 sents the complement of the set side, i.e. if the set side 
or 33 in accordance with whether the signal is on either registers a 1 the reset side registers a 0. Further, if the 
line 34 or line 36. Specifically, the control input lines 34 lo signal is 180" out of phase the ieset and set sides will be 
and 36 control the $80" phase between the inputs inverted from their desired condition. Hence, by taking 
to the AND/OR gate from the pulse conditioners and the plural outputs from the complement side and connect- 
the outputs from the AND/OR gate. Consequently, as ing them to the AND gate 39 the 
hereinafter described when the control means detects a parallel lines 48 a to the 
180" out-of-phase condition it switches a signal from line 15 AND gate 39 is provided when a complement condition 
34 to 36 or vice versa thereby switching the outputs from is in all of the stages of the register. The complement 
the AND/OR gate. Hence, a 1800 phase shift of the in- AND gate 39 will then generate an output on line 50. 
data is created. ln this manner the input data for example, if a 27 bit synchronizing code consisting of 
is inverted to put it back into phase with the receiver. alteinate ones and zeroes is used and the shift register is 
~h~ AND gates illustrated in FIG. 2 are conventional 20 a 27 stage register all of the inputs to the complement 
and well known in the art, F~~ example, they could corn- AND gate will only be energized for the short period of 
a pair of diodes in palallel relationship with one end time that the complement bits are all in the serial register 
of each diode connected to one of the illustrated inputs. together. The AND gate Only generate 
~h~ other end of the diodes could be coupled together 0°C pulse. This pulse is applied to the complement select 
and applied to the OR gate. The OR gates are also of a 25 fiip-flop 41 and in a conventional manner flips that flip- 
conventional nature and could be diode oR gates, for flop. This flipping changes the output on the lines 34 and 
example. A pair of parallel diodes having one end con- 36. Specifically, if previously line 34 was energized line 
netted to the  AN^ gate outputs and the other ends con- 36 will now be energized. It will be appreciated from the 
nected together and to an output line will provide the ap- foregoing description that this flipping will cause a shift in 
p~opriate output signal. The poling direction of the gates 30 the output on lines 31 and 33. Hence, a 180" phase shift 
is dependent upon the positiveness or negativeness of the will have been made. In the foregoing manner a corrective phase shift is ob- input signal as well as where an AND 01 OR function is tained when a PCM input signal is out-of-phase with the to be created. Since all of the inputs have been designated 
receiver. By the use of a 27 bit synch,onizing code word 
as negative the gates must be poled negative' However' 35 the statistical possibility of a data signal being exactly 
a reversal to a positive input condition for all of the sig- the same is very small. Therefore, the possibility of a 
nals would require that the gates be poled positive. phase shift from a correct phase to an out-of-phase condi- Returning now to the Of the O p r a t i o n  tion is also very small. Even if this occurs the next syn- FIG. I, the control means of the invention comprises a 
chronizing signal code shifts the receiver back into phase. 
bistable flip-flop 35, a serial shift register 37, a com~le-  $,, consequently, if any data loss occurs it will be very 
merit AND gate 39, and a conl~lement select flip-flop 41. limited. H ~ ~ ~ ~ ~ ~ ,  it be noted that the use of a The Output lines 31 and 33 from the AND/OR gate are 27 bit synchronizing code is only by way of example 
connected to the inputs of the bistable flip-flop. These and that any code suitable for use in a PCM system can 
signals ale adapted to alternately switch the flip-flop from be used, All that is important is that the code be adapted its set to its reset condition. That is, a signal on one line to give a complement indication when an out-of-phase 
will szt the flip-flop and a signal on the other line will le- 45 condition has occurred. 
set the flip-flop. An output line 46 is connected to one It will be appreciated that the foregoing has described 
side of the flip-flop and a bilevel signal passes down it. a simple device for phasing a P ~ M  decoder. This is, when Specifically, this signal is a regenelation of the original the synchronizing signal portion of a PCM signal reaches 
input data.  his is easily understood because the pulses the register, after passing through the differentiator, the 
flowing to the AND/OR gate ale a pulse representation positive and negative pulse conditioners, the AND/OR 
of the input data. In this manner the bistable flip-flop is gate, and the bistable flip-flop, the sync signal generates 
alternately switched frotn one state to the other; this an output along the parallel output lines of each register 
switching regenelates the input data. The data on line stage only if the sync signal is out of phase. If the sync 46 is fed into [he selial shift register 37. In a normal 5 j  signal is in phase no output will be generated o n  the 
marlner the data is shifted through the shift legister 37 register's output lines. However, if the input sync signal 
and appears as an output at an output terminal 35. Termi- is out-of-phase all of the inputs to the complement AND 
rial 35 is c0nnected to the data receiver's other electronic gate are energized which causes the complement AND 
svstem (not shown) for further plocessing. Hence, all gate to generate an output. This output triggels the com- 
that has occurred from the input terminal 17 to the out- plement selected flip-flop which then changes its outputs 
put terminal 35 is that the data has been chansed from from one state to the opposite state. This change will cause 
bilevel form to pulse form and then back into bilevel an inversion of the outputs from the AND/OR gate so 
form. Thele has been no 2hange in the actual content of that this inverted signal is in phase with the receiver. 
the data; however, as haernaftel described the data may WhlIe the foregoing has described a preferred embodi- 
have been shifted 180" to bring lt into phase with the , , ment of the invention it ~111 be appreclated by thoss 
decoder. shilled in the a r t  rhat numrlous changes may be made 
In addition to the signal outp~lt 35, the shift reglster wlthin the scope of the lilvent~on. For example, the i ~ ~ e a n s  
37 also has a pluiality of outputs 48. These outputs are of recognlzlng an out-of-phase cond~tion has been de- 
from the individual stages of the register and are con- sc~ibed as a register in conjunction with an AND gate. 
nected to the inputs of the complement AND gate 39 70 However, other means of pelforming this function exist. 
which functions to generate an output when a ceriain For example, the input synchronizing pulses could be 
predetermined PCM code is contained in the register. compared in time with an internally generated signal. 
By m?king this code the complement of the desired phas- If the comparison indicated that an out-of-phase condi- 
ing signal the complement AND gate generates an out- tion had occurred a signal would be applied to a com- 
put when a 180" phase shift occu~s. 75 plement selected flip-flop which would change the phase 
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of the input data in the ~i-ianner herein dtscr~bed. 01, a third and fourth inpats, said i hxd  and f ~ i o ~ i h  k- 
the synchronizing input pulses could be added together to puts adapted to receive the ~nput  from s a ~ d  control 
obtain a total. LE tlirs totdl ind~cated ihat an out-oi-phase means; and 
condition had occuired, a signal would be appl~ed to the said two ou~puts being said dual outputs adapted to 
complement select Alp-Bop wilich wo~lid dgdln invel t rne p a s  said inputs from said positive and negative pulse 6 data in the manner herein described. Hence, the inven- conditioning means. 
tion may be practiced otheiwise than as specifically de- 5. Apparatus as claimed in claim 4 wherein said con- 
scribed herein. trol means includes a bistable flip-flop, the inputs to said 
What is claimed is: bislable flip-flop connected to said dual outputs of said 
1. Apparatus for ploviding an established phase of a AND/OR gate. 
split phase PCM signal to ensure that said signal is a tiue 6. Apparatus as claimed in claim 5 wherein said con- 
representation of an incoming PCM signal, said appalatus trol means includes a register adapted to receive an out- 
comprising: put flom said bistable Alp-flop, said register having in- 
conditioning means for receiving said incoming PCM dividual stages. 
signal and generating a pair of pulse chain outputs, 15 7. Apparatus as claimed in claim 6 wherein said con- 
the pulses of one chain occuring at each iise of said trol means also includes an AND gate, the inputs to said 
incoming PCM signal and the pulses of the othei AND gate connected to the outputs of the said individual 
chain occuring at each fall of said incoming PCM stages of said register, said AND gate means adapted to 
signal; generate an output when said register is in a predeteimined 
gate means having a first and second input for teceiv- 20 condition. 
ing said pair of pulse chain outputs of said condi- 8. Apparatus as claimed in claim 7 wherein said con- 
tioning means and having dual outputs for passing trol means includes a complement select flip-flop having 
said first and second inputs, said gate means in- dual inputs both connected to the output from said com- 
cluding means for switching each said first and second plement AND gate and adapted to generate dual out- 
input from one dual output to the other dual out- 25 puts, the dual outputs from said complement select flip- 
put; and flop connected to said third and fourth inputs of said 
control means, said control means connected to the AND/OR gate for contiolling the switching of said AND/ 
dual outputs of said gate means for regenerating OR gate. 
said split phase signal and for correcting the phase 9. Apparatus as claimed in claim 8 wherein said 
of said regenerated split phase signal when said re- 30 AND/OR gate comprises: 
generated signal is 180 degrees out of phase with four AND gates and two OR gates; 
said established phase, said control means being con- one output from said complement select flip-flop con- 
nected to  said means for switching to cause said nected to the first and third AND gates; 
gate means to change outputs when said regenelated the second output from said complement select flip-flop 
split phase signal is 180 degrees out of said estab- 35 connected to said second and fourth AND gates; 
lished phase, said control means further comprising one output of said complement select Aip-flop connected 
an output terminal, said output terminal being to said first and second AND gates; 
adapted to pass said regenerated split phase signal. the other output of said complement select flip-flop 
2. Apparatus as claimed in claim 1 wherein said con- connected to the third and fourth AND gates; 
ditioning means includes a differentiator for receiving the outputs flom said first and fourth AND gates 
said PCM signal and differentiating said signal to pro- connected to the first OR gates; and 
vide positive and negative pulse outputs. the outputs from said second and third AND gates con- 
;/ 
3. Apparatus as claimed in claim 2 wherein said con- nected to the second OR gate, with the pair of out- 
ditioning means includes: puts from said OR gates forming said AND/OR gate 
a positive pulse conditioner for receiving the positive qj dual output. 
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